A VHDL synthesis model of the Mips processor for use in computer architecture laboratories

This paper describes and contains the necessary VHDL files to synthesize and simulate a MIPS 32-bit RISC processor core for use in introductory computer architecture classes. This MIPS processor core is based on the design presented in chapters 5 and 6 of the widely used text, Computer Organization and Design the Hardware/Software Interface by David Patterson and John Hennessy. IEEE Standard Logic 1164 is used in the VHDL model and versions are provided for several popular CAD tools. Our experiences in using this model in our introductory computer architecture classes, CmpE 2510 and CmpE 3510, during the past two years are described along with typical laboratory assignments

Computer architecture · Computer hardware · Embedded system · Field-programmable gate array · Parallel computing · VHDL · Architecture · Computer Science · Embedded Systems Design Techniques · Experimental Learning in Engineering · VLSI and Analog Circuit Testing

• An introductory digital design course using a low-cost autonomous robot

  Open Access•K E Newman, Kimberly Newman et al.•IEEE Transactions on Education•2002

  Add to list